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Abstract. This paper describes a hardware implementation of an arith-
metic processor which is efficient for bit-lengths suitable for both com-
monly used types of Public Key Cryptography (PKC), i.e., Elliptic Curve
(EC) and RSA Cryptosystems. The processor consists of special oper-
ational blocks for Montgomery Modular Multiplication, modular addi-
tion/substraction, EC Point doubling/addition, modular multiplicative
inversion, EC point multiplier, projective to affine coordinates conversion
and Montgomery to normal representation conversion.
1 Introduction
In this work we propose a processor for Elliptic Curve Cryptosystems (ECC) over
GF (p). The processor is divided into five levels. In the most highest level “main
controller” (MC) stands which controls execution of a EC point multiplication
algorithm [19]. Level 2 consists of “normal to Montgomery representation con-
verter (NtoM)”, “EC point multiplier (EPM)”, “projective to affine coordinates
converter (PtoA)” and “Montgomery to normal representation converter”. There
are “EC point multiplier (EPM)” and “projective to affine coordinates converter
(PtoA)” in level 3. Montgomery modular multiplication Circuit (MMMC) and
modular addition, substraction circuit (MASC) stand in level 4. In the last level,
there is addition/substraction circuit (ASC). The operational blocks that are one
higher level control the operational blocks in one lower level.
The previous works about hardware implementations of EC processor over
GF (p) are from Orlando and Paar [21] and Gura et al. [10].
The most time consuming, so critical operation for EC point multiplica-
tion is modular multiplication. In 1985 Montgomery introduced a new method
for modular multiplication [20]. The approach of Montgomery avoids the time
consuming trial division that is a common bottleneck of other algorithms. His
method proved to be very efficient and is the basis of many implementations of
modular multiplication, both in software and hardware. In this paper we look
at a hardware implementation.
Efficient implementation of Montgomery modular multiplication (MMM) in
hardware was considered by many authors [7, 13, 33, 22, 17, 24, 34, 27, 14, 25, 28].
A systolic array architecture is one possibility for implementations of public key
cryptography in hardware. Various solutions for systolic arrays were proposed,
for example [8, 12, 11, 32, 13, 15, 29, 35, 26, 3, 9, 31, 36, 4, 30, 2].
In this work we combine a systolic array architecture, which is assumed to
be the best choice for hardware on current integrated circuits (ICs), with a
MMM in Field Programmable Gate Array (FPGA). Similar work was done by
Blum and Paar [3]. However, their solution is less efficient because they had to
use an extra step in the main algorithm (MMM); this step was required be-
cause they do not use the optimal bound for the main parameter R (so-called
Montgomery parameter). The implementation of RSA is based on modular expo-
nentiation. This algorithm is usually repeating modular multiplication (MMM)
around 1500 times (assuming balanced Hamming weight of the exponent) for
1024-bit operands. Therefore, the implementation [3] is far less efficient com-
pared to implementation in this work.
The remainder of this paper is organized as follows. In Section 2, are explained
the underlying methods invented by Montgomery in detail and we introduce
common notation and parameters. We also give some comments on the bound
condition for avoiding subtraction at the end of every multiplication introduced
by Walter [37]. Section 3 describes a processor architecture and design steps as
well as the results of implementation. Conclusions and benchmarks for future
work conclude the paper.
2 Montgomery Modular Multiplication
For modular multiplication Montgomery’s technique is chosen [20]. Montgomery
multiplication is defined as follows:
Mont(x, y) = xyR−1 mod N (1)
For a word base b = 2α, R should be chosen such that R = 2r = (2α)l > N .
There is a one-to-one correspondence between each element x ∈ ZN and its
Montgomery representation xR mod N . This Montgomery representation allows
very efficient modular arithmetic especially for multiplication. Montgomery’s
method for multiplying two integers x and y (called N -residues) modulo N ,
avoids division by N which is the most expensive operation in hardware. The
method requires conversion of x and y to an N -residue domain and conversion
of the calculation result back to ZN. The procedure is as follows. To compute
Z = xyR mod N , one first has to compute the Montgomery multiplication of
x and R2 mod N to get Z ′ = xR mod N . Mont(Z ′, y) gives the desired result.
When computing the Montgomery product T = Mont(x, y) = xyR−1 mod N ,
the following procedure is performed [18]:
To avoid the subtraction in Step 7 of Algorithm 1 a bound for R is given
as 4N < R by Walter [37] and Batina and Muurling [2] such that for inputs
X,Y < 2N the output is also bounded by T < 2N . We will use 4N < R = 2l+2,
by taking α = 1 for simplicity and making the iteration starting from Step 2
execute l + 2 times. So the algorithm we use is as follows:
Algorithm 1 Montgomery modular multiplication
Require: Integers N = (nl−1 · · ·n1n0)2α , x = (xl−1 · · ·x1x0)2α , y = (yl−1 · · · y1y0)2α
with x ∈ [0, N − 1], y ∈ [0, N − 1], R = (2α)l, gcd(N, 2α) = 1 and N ′ = −N−1
mod R (Notation T = (tltl−1...t0))
Ensure: xyR−1 mod N
1: T ← 0
2: for i from 0 to l − 1 do
3: mi ← (t0 + xiy0)N ′ mod 2α
4: T ← (T + xiy +miN)/2α
5: end for
6: if T ≥ N then
7: T ← T −N
8: end if
9: Return (T)
Algorithm 2 Montgomery modular multiplication without final subtraction
Require: Integers N = (nl−1 · · ·n1n0)2, x = (xl · · ·x1x0)2, y = (yl · · · y1y0)2 with
x ∈ [0, 2N − 1], y ∈ [0, 2N − 1], R = 2l+2, gcd(N, 2) = 1 and N ′ = −N−1 mod R
(Notation T = (tltl−1...t0))
Ensure: xyR−1 mod 2N
1: T ← 0
2: for i from 0 to l + 1 do
3: mi ← (t0 + xiy0)N ′ mod 2
4: T ← (T + xiy +miN)/2
5: end for
6: Return (T)
All the operations will be done modulo 2N through EC point multiplication.
The last step is to convert the Montgomery representation of coordinates of
resulting point back to normal representation. This is done by calculating the
Montgomery modular multiplication of the coordinates and 1, Mont(xR, 1) =
xRR−1 = x. Batina and Muurling [2] gives the proof for Mont(T, 1) ≤ N , if
0 ≤ T < 2N . The coordinates of points on an elliptic curve can not be 0, so
Mont(xR, 1) = x < N .
3 Hardware Implementation
3.1 Design Overview
Elliptic Curve processor (ECP) can be divided into 5 levels hierarchically as
shown in Figure 1.
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Fig. 1. EC point multiplier circuit block diagram
The operation blocks on each level from top to bottom are as follows:
– Level 1: Main Controller (MC)
– Level 2:
1. Affine to projective coordinates converter (AtoP): (x, y)→ (X,Y, Z, aZ4)
such that X = x, Y = y, Z = 1 and aZ4 = a
2. Normal to Montgomery representation converter (NtoM):X → XR mod
M , Y → Y R modM , 1→ R modM and a→ aR modM .
3. EC point multiplier (EPM)
4. Projective to affine coordinates converter (PtoA):XR mod 2M → XZ−2R mod
2M , Y R mod 2M → Y Z−3R mod 2M .
5. Montgomery to normal representation converter (MtoN): xR mod 2M →
x, yR mod 2M → y.
– Level 3:
1. EC Point doubling, addition circuit (EPDA)
2. Modular Multiplicative Inverter (MMI)
– Level 4:
1. Montgomery Modular Multiplication Circuit (MMMC)
2. Modular Addition, Substraction circuit (MASC)
– Level 5: Addition, Substraction circuit (ASC)
All blocks were designed as an separate circuit with own finite state machine and
data path for simplicity. So all the blocks can be improved and tested themselves.
The VHDL [1] code was written by describing the bit-length, N , of coordinates
x and y of P and the bit-length, l of k as parameters. So this design is suitable
for any N and l. In the following sections we have described the system using a
top-down approach.
3.2 Main Controller
MC includes a finite state machine (FSM) with 5 states. MC waits in first (IDLE)
state. After the START signal is set, MC reads the coordinates of P , x, y,
modulus M , integer k, coefficient a and R2 from input ports and writes them in
register bank, commands to NtoM to start the operation by setting START-INI
signal and goes to the second (S1) state.
MC waits in S1 state until the signal (DONE-INI) is set, which indicates the
conversions from normal representation to Montgomery representation of the co-
ordinates of P and a are done. After DONE-INI is set, MC writes (xR, yR,R, aR),
to the registers for coordinates of point Q, commands to EPM to start point mul-
tiplication by setting START-PM signal and goes to the third (S2) state.
MC stays in S2 state waiting for the DONE-PM signal from EPM which
indicates the point multiplication operation is finished, to be set. After DONE-
PM signal is set, MC commands to PtoA to start conversion from projective
to affine coordinates by setting START-PtoA signal and goes to the forth (S3)
state.
MC stays in S3 state waiting for the DONE-PtoA signal from PtoA which
indicates the conversion to affine coordinates is finished, to be set. After DONE-
PtoA signal is set, MC commands to MtoN to start a conversion from Mont-
gomery to normal representation by setting START-MtoN signal and goes to
the fifth (S4) state.
MC stays in S4 state waiting for the DONE-MtoN signal from MtoN which
indicates the conversion to normal representation is finished, to be set. After
DONE-MtoN signal is set, MC writes resulting x′ and y′ to outputs, sets DONE
signal which indicates to the host that a complete point multiplication operation
is finished and the results are ready on output ports and goes back to IDLE state.
3.3 Normal to Montgomery representation converter
Conversion from normal representation to Montgomery representation is done
by using Montgomery modular multiplier circuit (MMMC). The conversion of an
integer x to Montgomery representation is done asMont(x,R2) = xR2R−1 mod
M = xR modM . Multiplication by MMMC of two numbers that are in Mont-
gomery representation will produce the Montgomery representation of product as
Mont(xR, yR) = xRyRR−1 modM = xyR modM . Modular addition and sub-
traction of two numbers that are in Montgomery representation will produce the
Montgomery representation of sum or difference as xR modM ± yR modM =
(x ± y)R modM . Because of previous relations Montgomery representation of
the coordinates of P , the coefficient a and number 1 will be calculated in the
beginning of point multiplication by NtoM circuit and all the operations during
the execution of Algorithm 3 will be done in Montgomery representation.
NtoM includes a FSM with five states. NtoM waits in first (ini-IDLE) state
until the signal (START-INI) from MC is set. After it is set, NtoM writes 1 and
R2 to the inputs of MMMC, commands to MMMC to start a MMM and goes
to the second (ini-S1) state.
NtoM waits for the signal (DONE-MONT), that indicates MMM is finished,
to be set. After DONE-MONT is set, NtoM writes the output of MMMC to
the register for R, writes the new values to the inputs of MMMC, commands to
MMMC to start a MMM and goes to the third (ini-S2) state. This way NtoM
makes MMMC to execute 4 MMMs, Mont(1, R2) = R modM , Mont(x,R2) =
xR modM ,Mont(y,R2) = yR modM ,Mont(a,R2) = aR modM . After DONE-
MONT is set in last state, NtoM sets DONE-INI signal and goes back to ini-IDLE
state.
3.4 EC Point Multiplier
EPM controls the execution of Algorithm 3. It includes a FSM with 4 states.
The circuit stays in first (mul-IDLE) state until the START-PM signal from the
MC is set. After START-PM signal is set, then EPM goes to the second (mul-S1)
state.
In mul-S1 state EPM compares the value of the counter with l. If they are
the same, EPM goes to the mul-IDLE state by setting the DONE-PM signal. If
the value of the counter is smaller than l, then EPM commands to the counter
to increment by 1, writes the coordinates of point Q to the inputs of EPDA,
commands to EPDA by setting START-PAD signal to start a point double
operation and goes to the third (mul-S2) state.
Algorithm 3 Elliptic Curve Point Multiplication
Require: EC point P = (x, y), integer k, 0 < k < M , k = (kl−1, kl−2, · · · , k0)2,
kl−1 = 1 and M
Ensure: Q = (x′, y′)
1: Q← P
2: for i from l − 2 downto 0 do
3: Q← 2Q
4: if ki = 1 then
5: Q← Q+ P
6: end if
7: end for
8: Return (Q)
EPM stays in mul-S2 state waiting for the signal DONE-PAD from EPDA,
that indicates the point double operation is finished, to be set. After receiving
this indication, EPM shifts the register in which k is stored, one bit left, checks
if the most significant bit (MSB) of this register is 1. If it is 1 then writes the
coordinates of point Q to the inputs of EPDA (the second point to be added is
always P , so EPM writes only Q as a input), commands to EPDA to start a
point addition operation and goes to the forth (mul-S3) state.
EPM stays in mul-S3 state waiting for DONE-PAD to be set. After it is set,
EPM goes to the mul-S1 state back. So another iteration of Algorithm 3 starts.
3.5 Projective to affine coordinates converter
After finishing the point scalar multiplication the result point Q must be con-
verted from Jm coordinates to affine coordinates. This is done as
(
X,Y, Z, aZ4
)→
(x, y) such that x = XZ−2 and y = Y Z−3.
PtoA includes a FSM with six states. PtoA waits in first (PtoA-IDLE) state
until the signal (START-PtoA) from MC is set. After it is set, PtoA writes Z
coordinate of point Q to the inputs of inverter, commands to inverter by setting
START-INV signal to start a multiplicative inversion and goes to the second
(PtoA-S1) state.
PtoA stays in PtoA-S1 state until DONE-INV signal, which indicates the
multiplicative inversion is done, from inverter is set. After receiving this indi-
cation, PtoA writes the proper values to the inputs of MMMC, visits the other
four states in the following order and after DONE-MONT signal from MMMC
is set in PtoA-S5 state, PtoA goes back to PtoA-IDLE state.
– PtoA-S2: Z−2R =Mont(Z−1R,Z−1R)
– PtoA-S3: xR = XZ−2R =Mont(XR,Z−2R)
– PtoA-S4: Z−3R =Mont(Z−1R,Z−2R)
– PtoA-S5: yR = Y Z−3R =Mont(Y R,Z−3R)
3.6 Montgomery to normal representation converter
Because the coordinates of the product point must be in normal representa-
tion, as a last action a conversion from Montgomery representation to normal
representation is needed. This operation is done just by executing two more
times MMM operation with the inputs xR and 1, then yR and 1, because
x =Mont(xR, 1) = xRR−1, y =Mont(yR, 1) = yRR−1.
MtoN includes three states and waits for the START-MtoN command from
MC in the first (MtoN-IDLE) state. After receiving this command it executes
two MMM as mentioned above and after receiving the signal DONE-MONT in
the last state, sets the signal DONE-MtoN, which indicates the conversion is
done and goes back to MtoN-IDLE state.
3.7 EC Point doubling, addition
Cohen et al. propose a modified Jacobian coordinates in order to obtain faster
EC point doubling in [6]. They represent internally the Jacobian coordinates as
a quadruple
(
X,Y, Z, aZ4
)
. This representation is called modified Jacobian co-
ordinate system and denoted by the authors as Jm. Let P =
(
X1, Y1, Z1, aZ
4
1
)
,
Q =
(
X2, Y2, Z2, aZ
4
2
)
and P +Q = R =
(
X3, Y3, Z3, aZ
4
3
)
. The addition formu-
las in Jm are the following (P 6= ±Q).
U1=X1Z22 , U2=X2Z
2
1 , S1=Y1Z
3
2 , S2=Y2Z
3
1 , H=U2−U1, r=S2−S1
X3=−H3−2U1H2+r2, Y3=−S1H3+r
(
U1H
2−X3
)
, Z3=Z1Z2H, aZ43=aZ
4
3
(2)
The doubling formulas in Jm are the following (R = 2P ).
S=4X1Y 21 , U=8Y
4
1 , M=3X
2
1+
(
aZ41
)
X3=−2S+M2, Y3=M(S−X3)−U, Z3=2Y1Z1, aZ43=2U
(
aZ41
) (3)
When we convert the input point, P , from affine coordinates to projective coor-
dinates we take Z as 1. The Jm representation of P (x, y) is (x, y, 1, a). During
the execution of point multiplication one of the points to be added is always
P . According to these properties we can take Z1 = 1. Because there are both
MMMC and modular addition/subtraction (MAS) circuits available, these op-
erations can be executed in parallel. According to these properties, EC point
addition can be realized by Algorithm 4 given below.
14 states and 6 temporary registers are needed for completing EC point addi-
tion algorithm. The multiplications and the squares are done by using MMMC.
Addition, subtraction and double operations are done by using modular addi-
tion/subtraction circuit. Because completing one MAS operation takes shorter
time than one MMM, the latency of one state is the same as one MMMC. So
the total execution time of EC point addition is 14 MMMs.
Point doubling algorithm is given by Algorithm 5 below.
14 states and 6 temporary registers are needed for completing EC point
doubling algorithm. The total execution time of the algorithm is 8 MMMs+6
MAS.
Algorithm 4 EC point addition
Require: P1 = (X1, Y1, 1, a), P2 = (X2, Y2, Z2, aZ
4
2 )
Ensure: P1 + P2 = P3 = (X3, Y3, Z3, aZ
4
3 )
1. T1 ← Z22
2. T2 ← xT1 (U1)
3. T1 ← T1Z2 T3 ← X2 − T2 (H)
4. T1 ← yT1 (S1)
5. T4 ← T 23 T5 ← Y2 − T1 (r)
6. T2 ← T2T4
7. T4 ← T4T3 T6 ← 2T2
8. Z3 ← Z2T3 T6 ← T4 + T6
9. T3 ← T 25
10. T1 ← T1T4 X3 ← T3 − T6
11. aZ43 ← Z23 T2 ← T2 −X3
12. T3 ← T5T2
13. aZ43 ←
(
aZ43
)2
Y3 ← T3 − T1
14. aZ43 ← a
(
aZ43
)
Algorithm 5 EC point doubling
Require: P1 = (X1, Y1, Z1, aZ
4
1 )
Ensure: 2P1 = P3 = (X3, Y3, Z3, aZ
4
3 )
1. T1 ← Y 21 T2 ← 2X1
2. T3 ← T 21 T2 ← 2T2
3. T1 ← T2T1 (S) T3 ← 2T3
4. T2 ← X21 T3 ← 2T3
5. T4 ← Y1Z1 T3 ← 2T3 (U)
6. T5 ← T3
(
aZ41
)
T6 ← 2T2
7. T2 ← T6 + T2
8. T2 ← T2 +
(
aZ41
)
(M)
9. T6 ← T 22 Z3 ← 2T4
10. T4 ← 2T1
11. X3 ← T6 − T4
12. T1 ← T1 −X3
13. T2 ← T2T1 aZ43 ← 2T5
14. Y3 ← T2 − T3
EPDA includes a FSM with 29 states. EPDA waits in first (epda-IDLE) state
until the signal (START-PAD) from MC is set. After it is set, if ADD-DOUBLE
signal from MC is set, EPDA writes Z coordinate of point Q to the both inputs of
MMMC, commands MMMC to start a MMM by setting START-MONT signal
and goes to the first (epda-S1) state of point addition. Otherwise it writes Y
coordinate of point Q to the both inputs of MMMC, commands MMMC to start
a MMM by setting START-MONT signal, writes X coordinate of point Q to the
both inputs of MAS circuit, commands MAS circuit to start a MAS by setting
START-MOD-AS signal and goes to the first (epda-S15) state of point doubling.
EPDA waits in epda-S1 or epda-S15 state for the signal DONE-MONT to
be set. After DONE-MONT signal is set, if EPDA is in epda-S1 state, EPDA
writes the output of MMMC to the register for T1, writes the new values to the
inputs of MMMC, commands to MMMC to start a MMM and goes to the second
(epda-S2) state of point addition. After DONE-MONT signal is set, if EPDA
is in epda-S15 state, EPDA writes the output of MMMC to the register for T1,
writes the output of MAS circuit to the register for T2, writes the new values to
the inputs of MMMC and MAS circuit, commands to MMMC and MAS circuit
to start a MMM and a MAS and goes to the second (epda-S16) state of point
doubling. This way EPDA executes Algorithm 4 or Algorithm 5 according if
ADD-DOUBLE signal is set or not. When DONE-MONT signal is set during
the last state, EPDA sets the signal DONE-PAD, which indicates Algorithm 4
or Algorithm 5 finished and goes to epda-IDLE state.
3.8 Modular Multiplicative Inverter
According to Fermat’s theorem, a−1 = ap−2 mod p, if gcd(a, p) = 1 [18]. Because
the curves we are interested in are defined over GF (p), p is prime, we can use this
theorem to find the multiplicative inverses modulo p. So multiplicative inversion
can be done by modular exponentiation of a by p− 2.
Modular exponentiation can be realized by using the square and multiply
algorithm given below [18].
Algorithm 6 Modular exponentiation
Require: integers 0 ≤ M < N , 0 < E < N , E = (et−1, et−2, · · · , e0)2, et−1 = 1 and
N
Ensure: ME mod N
1: A→M
2: for i from t− 2 to 0 do
3: A→ AA mod N
4: if ei = 1 then
5: A→ AM mod N
6: end if
7: end for
8: Return (A)
MMI controls the execution of Algorithm 6. It includes a FSM with 4 states.
The circuit stays in first (inv-IDLE) state until the START-INV signal from the
PtoA is set. After START-INV signal is set, then MMI goes to the second (inv-
S1) state by writingM−2 to one of the internal registers (T1) and Z coordinate
of point Q to (T2).
In inv-S1 state MMI compares the value of the counter with N . If they are
the same, MMI goes to the inv-IDLE state by setting the DONE-INV signal. If
the value of the counter is smaller than N , then MMI commands to the counter
to increment by 1, writes T2 to the inputs of MMMC, commands to MMMC to
start a MMM operation and goes to the third (inv-S2) state.
MMI stays in inv-S2 state waiting for the signal (DONE-MONT) fromMMMC
to be set. After receiving this indication, MMI shifts T1, one bit left, checks if
the MSB of T1 is 1. If it is 1 then writes the result to one input of MMMC and
Z to the other one, commands to MMMC to start a MMM operation and goes
to the forth (inv-S3) state.
MMI stays in inv-S3 state waiting for DONE-MONT to be set. After it is set,
MMI goes to the inv-S1 state back. So another iteration of Algorithm 6 starts.
3.9 Montgomery Modular Multiplication Circuit
Systolic Array Cells:
The i-th iteration of Step 2 in Algorithm 2 computes the temporary results
Ti = 2−1(Ti−1 + xi × Y +mi ×N) i = 0, · · · , l − 1 (4)
where T−1 = 0 [35]. The j-th digit of Ti is obtained using the recurrence relation
22 × c1i,j + 2× c0i,j + ti,j = (5)
ti−1,j+1 + xi × yj +mi × nj + 2× c1i,j−1 + c0i,j−1
i = 0, · · · , l−1, j = 0, · · · , l, c1i,−1 = 0 and c0i,−1 = 0. In Eq. (5), 2×c1i,j+c0i,j ,
j = −1, · · · , l, denotes the carry chain up the adder.
The regular cell of the systolic array consists of two full-adders (FA), one
half-adder (HA) and two AND-gates as shown in Fig. 2.A.
−N−1 mod 2 can be written as (2 − n0)−1 mod 2. Because N is odd prime
for ECC, n0 = 1. By using this property we can calculate mi by the following
equation:
mi = (ti−1,1 + xi × y0) mod 2 = ti−1,1 ⊕ xi × y0 (6)
i = 0, · · · , l− 1 and t−1,1 = 0. Here mi is not an input to the rightmost cell, but
obtained in the rightmost cell.
Because there is no carry input to the rightmost cell, the equation for calcu-
lating ti,0 can be simplified as shown by Eq. (7).
2× c0i,0 + ti,0 = ti−1,1 + xi × y0 +mi (7)
i = 0, · · · , l−1 and t−1,1 = 0. The truth table of c0i,0 and ti,0 is given in Table 1.
According to Table 1, ti,0 = 0 and the equation for c0i,0 is as follows:
Table 1. The truth table of c0i,0 and ti,0
ti−1,1 xi × y0 mi c0i,0 ti,0
0 0 0 0 0
0 0 1 x x
0 1 0 x x
0 1 1 1 0
1 0 0 x x
1 0 1 1 0
1 1 0 1 0
1 1 1 x x
x: Do not care conditions
c0i,0 = ti−1,1 + xi × y0 (8)
i = 0, · · · , l − 1 and t−1,1 = 0. The rightmost cell of the systolic array consists
of one AND, one OR and one XOR gate as shown in the Fig. 2.B.
Because there is only one carry input from rightmost cell, Eq. (5) can be
simplified for ti,1 as follows, which is obtained by the cell shown in Fig. 2.C. It
consists of one FA, two HAs and two AND-gates.
22 × c1i,1 + 2× c0i,1 + ti,1 = ti−1,2 + xi × y1 +mi × n1 + c0i,0 (9)
i = 0, · · · , l − 1 and t−1,2 = 0.
Because nl = 0, the equation of ti,l can be simplified as follows:
2× c0i,l + ti,l = ti−1,l+1 + xi × yl + 2× c1i,l−1 + c0i,l−1 (10)
i = 0, · · · , l − 1 and t−1,l+1 = 0. This equation is implemented by the l-th cell,
which is shown in Fig. 2.D. This cell consists of one FA, one AND-gate and one
XOR-gate.
The i-th row computes Ti from Ti−1. Each cell operates in a single clock
cycle. Then the i, j-th cell processes the digits of Eq. (5) at clock cycle time
2i+ j.
Systolic Array
To obtain a linear, pipelined modular multiplier, only one row of cells is
taken. The j-th cell behaves like cell (i, j), computing Eq. (5) at time 2i+ j for
i = 0, · · · , l + 1.
The schematic view of the systolic array is shown in Fig. 3. X(0) denotes
the least significant bit (LSB) of the register in which the input X is stored. T
denotes the intermediate value register. The carry chain is stored in the C0 and
C1 registers.
Fig. 3 shows that the Tj+1 output of (j+1)-th cell is used as an input for j-th
cell during the next iteration. This way the division by 2 in Step 4 of Algorithm 2
is realized.
Total area of the systolic array is (5l− 3)XOR+ (7l− 7)AND+ (4l− 5)OR
gates and 4l flip-flops. The critical path is the same as the critical path of one
Fig. 2. Schematic view of systolic array cells; A) Regular, B) Rightmost, C) 1-st bit,
D) Leftmost
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regular cell and it is independent of the bit length of the operands. So it is
2TFA(cin → cout) + THA(cin → cout).
Modular Montgomery Multiplication Circuit
The MMMC has three l-bit data inputs X, Y and N , one START instruction
input, one DONE output, which indicates that the operation is ended, and an
l-bit RESULT output.
The MMMC is designed using the algorithmic state machine (ASM) ap-
proach. For detailed information about ASM approach, reader is referred to [16].
The circuit consists of controller and data path as shown in Fig. 4. The controller
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Fig. 3. Schematic view of complete systolic array
has four states, IDLE, MUL1, MUL2 and OUT. The data path consists of a sys-
tolic array, four internal registers, a counter and a comparator.
CONTROLLER SYSTOLIC ARRAY
START
DONE
X NY
RESULT
load
COUNTER
0 to l+1
RATOR
COMPA−
shift right for X register
load
reset
increment value of counter
count−end
l+1−bit   X, Y, N    Registers
(l+1)−bit   T    Register
Fig. 4. Architecture of the Montgomery modular multiplier circuit
The controller stays in the IDLE state waiting for the START instruction.
When the START input is set, X, Y and N registers are loaded by input values,
the T register and the counter are reset.
In MUL1, the outputs of the systolic array cells are written to the T register
and controller goes to the MUL2 state.
When the controller is in the MUL2 state, the counter is incremented by 1.
When the counter value reaches 2(l + 1), the comparator sets the “count-end”
signal. Then the controller goes to the OUT state in which the value of the
T register is written to the RESULT output and the acknowledgement signal
DONE is set.
In the MUL2 state, the X register is shifted one bit right and the most
significant bit (MSB) of the X register is filled 0. This ensures that, during the
last iteration of Step 2 of Algorithm 1, the value of X(0) will be 0.
As mentioned before ti,j is calculated at the (2i + j)-th clock cycle, i =
1, · · · , l+2 and j = 1, · · · , l. tl+2,l is calculated at the (2(l+2)+l)-th clock cycle.
Hence, the total number of clock cycles for completing one modular Montgomery
multiplication equals 3l + 4 .
3.10 Modular Addition, Substraction
Modular addition and subtraction are executed according to Algorithm 7 and
Algorithm 8 [5] given below, respectively.
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counter       0
Y register       Y input
X register       X input
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T register       output of
systolic array
RESULT      T register
OUT
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START
1
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count−end
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0
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counter=counter+1
right shift X 
Fig. 5. Algorithmic state machine of Montgomery modular multiplier
MAS includes a FSM with 4 states. The circuit stays in first (mas-IDLE) state
until the START-MAS signal from the EPDA is set. After START-MAS signal is
set, MAS commands ASC to start an addition operation by setting START-AS
signal. If MOD-AS signal from EPDA is “0”, which indicates a modular addition
operation must be performed, then MAS goes to the second (mas-S1) state. If
MOD-AS signal is “1”, which indicates a modular subtraction operation must
be performed, then MAS goes to the fifth (mas-S4) state.
In mas-S1 or mas-S4 states MAS waits for DONE-AS signal from ASC, which
indicates the addition operation is finished. So after receiving START-MAS, ac-
cording to MOD-AS signal from EPDA, MAS executes Algorithm 7 for modular
addition or Algorithm 8 for modular subtraction. When DONE-AS signal is set
in the last state of MAS’s FSM, it sets DONE-MAS signal, which indicates a
modular addition or subtraction operation is finished to EPDA and goes back
to mas-IDLE state.
Algorithm 7 Modular addition
Require: M , 0 ≤ A < M , 0 ≤ B < M
Ensure: C = A+B modM
1: C′ = A+B
2: C′′ = C′ −M
3: if C′′ < 0 then
4: C = C′
5: else
6: C = C′′
7: end if
Algorithm 8 Modular subtraction
Require: M , 0 ≤ A < M , 0 ≤ B < M
Ensure: C = A−B modM
1: C′ = A−B
2: C′′ = C′ +M
3: if C′ < 0 then
4: C = C′′
5: else
6: C = C′
7: end if
3.11 Addition, Substraction
The numbers represented in two’s complement representation [23]. In this rep-
resentation, addition is done as following, A,B ∈ Z2l , A = (al−1, · · · , a0)2,
B = (bl−1, · · · , b0)2 and S + Cout = A+B, (S = (sl−1, · · · , s0)2,
si = ai ⊕ bi ⊕ ci
ci+1 = aibi + aici + bici
(11)
i = 0, · · · , l − 1, c0 = 0 and Cout = cl. If Cout = 1, then S ≥ 2l.
Subtraction is done as following, A,B ∈ Z2l , A = (al−1, · · · , a0)2, B =
(bl−1, · · · , b0)2 and S + Cout = A − B = A +
(
2l −B), (S = (sl−1, · · · , s0)2,
2l−B = (1⊕ bl−1, · · · , 1⊕ b0)2+1. So the same circuit for addition can be used
for subtraction as following,
b′ = AS ⊕ bi
si = ai ⊕ b′ ⊕ ci
ci+1 = aib′ + aici + b′ci
(12)
i = 0, · · · , l − 1, c0 = AS and Cout = cl. If Cout = 1, then A ≥ B, otherwise
A < B.
ASC includes a bit-serial adder with one FA, two shift registers and one flip-
flop, a counter and a controller as shown in Figure 6. FSM of ASC has two states.
ASC waits in first (as-IDLE) state waiting for START-AS signal from MAS to
be set. After START-AS signal is set, ASC commands A, B registers and carry
flip-flop to load the inputs, resets the counter and goes to the second (asc-S1)
state.
In as-S1 state, ASC checks if the counter value is l. If this is the case, then
ASC writes the A to Sum output, sets the DONE-AS signal and goes to as-IDLE
state. Otherwise, ASC commands to A and B registers to right shift.
controller
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Fig. 6. Architecture of addition, subtraction circuit
3.12 Implementation Results of The Elliptic Curve Processor
The ECP is implemented on Xilinx V1000E-BG-560-8 (Virtex E) FPGA by
taking the bit length of EC parameters N and the bit length of k, l as 160.
6055 out of 12288 SLICEs were used for the implementation of ECP. This is
equivalent to 115,520 gates. Minimum period of clock is 10.952ns (Maximum
frequency: 91.308MHz).
Table 2. Latency of the operations executed in ECP
NtoM 4 MMM 12N + 16 0.021
EPM l EC point double+l/2 EC point double l(51N + 66) 14.414
PtoA MMI+4 MMM 3N2 + 16N + 16 0.397
MtoN 2 MMM 6N + 8 0.011
EC point doubling 8 MMM+6 MAS 30N + 38 0.070
EC point addition 14 MMM 42N + 56 0.074
MMI 3N/2 MMM 9/2N2 + 6N 1.272
MMM 3N + 4 0.005
MAS 2N + 1 0.003
4 Conclusions
We have described an architecture of elliptic curve processor over GF (p). The
processor is designed by taking the bit-length of EC parameters as generic. So
it is suitable for any bit-length and the clock frequency of the processor does
not depend on it. For the most critical, modular multiplication operation, we
use the method of Montgomery, which is proven to be very secure in hardware.
Namely, the optimal bound is achieved which, with some savings in hardware,
omits completely all reduction steps that are presumed to be vulnerable to side-
channel attacks.
The EC processor is implemented on Xilinx V1000E-BG-560-8 (Virtex E)
FPGA by taking the bit length of EC parameters N and the bit length of k,
l as 160. The latency of the operations are given according to results of this
implementation.
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